10 Prototype boards with red front panels were manufactured in early 2009. These boards are not identical to the production boards because they have a smaller FPGA. The production front panels are marked "DCC2" and are black.

Boards are numbered in decimal starting with 2001 for the first prototype up to a maximum possible number of 2255. The first digit is always '2'. The other three digits represent the decimal equivalent of the binary value set by cutting jumpers on the PCB.

You can find out which board is where in the pit as follows:

(log on to a head node, i.e. cmsusr1 etc)

$ cd ~ehazen/GetStatus
$ ./getAllVersions.sh | ./parseVersions.pl

 Crate  Bus    Slot   Xilinx     LRB        VME    S/N  FED
 ====================================
     4  caen:0 10     0x3018     0x010a     0x0104 2001 700
     4  caen:0 20     0x3018     0x010a     0x0104 2002 701
     0  caen:1 10     0x3018     0x010a     0x0104 2174 702
     0  caen:1 20     0x3018     0x010a     0x0104 2176 703
       .... remainder of list truncated ...

Prototype Boards

S/N Location Notes
2001 ??? Tested in MWGR 15
2002 ???  
2003 CERN - Bat 28 - cmsmoe6  
2004 CERN - Bat 904 - cmsmoe4  
2005 BU - Test stand  
2006 Whitman To be destructively tested for soldering temperature profiles
2007 BU Ethernet resistor replaced - re-test
2008 BU Ethernet resistor replaced - re-test
2009 BU Tested. No errors
2010 BU  

Production Boards

The production board serial numbers start with 2129 as shown below. On the PCB, the binary "jumpers" (actually cut traces) start with "10000001".

Note that you can sort the table below by clicking the column headings. Sort by Location for an easy way to check how many boards are where.

S/N Location Notes Date shipped Status
2129 FED_730 Tested. 5/26 OK
2130 904 Hospital Orbit number mismatches as FED 731 01-jul-2009 (removed) 5/26 Sick
2131 FED_720 Tested. 5/26 OK
2132 FED_718 Tested. 5/26 OK
2133 FED_729 Tested. 5/26 OK
2134 CERN Tested. 5/26 OK
2135 FED_724 Tested. HTR13 LED broken. Now fixed. 5/26 OK
2136 CERN Tested. 5/26 OK
2137 FED_725 Tested. Initially 2 errors. 2nd time tested-no errors. Probably a wiring issue. 5/26 OK
2138 FED_726 Tested. 5/26 OK
2139 CERN Tested. 5/26 OK
2140 FED_728 Tested. Initially 2 errors. 2nd time tested-no errors. Probably a wiring issue. 5/26 OK
2141 FED_723 Tested. 5/26 OK
2142 FED_727 Tested. 5/26 OK
2143 BU ? Tested. Ethernet error(RJ 45). Was not fixed. Accidentally shipped 5/26 Sick
2144 FED_722 Tested. 5/26 OK
2145 904 Hospital Stops sending events down SLINK and goes to OFW at 80 kHz 11/16 Sick
2146 BU Tested. Pin9 of HTR14 RJ45 to U14 line open. Could be a PCB problem.   Sick
2147 BU Tested. Two broken LEDs, Ethernet error(RJ 45), and CRC error. R25 cold solder,D25 is also missing. Errors fixed as of 6/3   OK
2148 FED_721 Tested. 5/26 OK
2149 BU Tested. U0 soldering problem(most likely because U10 looks OK) Multiple lines to U10 without connection   Sick
2150 FED_719 Tested. 7/1 OK
2151 FED_712 Tested. 6/1 OK
2152 FED_701 Tested. 6/1 OK
2153 FED_710 Tested. 6/1 OK
2154 CERN Tested. 6/1 OK
2155 CERN Tested. 6/1 OK
2156 FED_714 Tested. 6/1 OK
2157 CERN Tested. 6/1 OK
2158 BU Problem: DSP FW version 0x301c reports as version 0x0 on this board. Can program manually with DCC2Tool.exe w/o issues. CRC of DSP FW reported by DCC2Tool.exe is correct. 6/1 (returned) Sick
2159 FED_713 Tested. 6/1 OK
2160 904 Hospital Removed from FED 700 due to UERR on spigot 13 - 10/29/09. 6/1 Sick
2161 FED_708 Tested. 6/1 OK
2162 FED_716 Tested. 6/1 OK
2163 FED_709 Tested. 6/1 OK
2164 FED_715 Tested. 6/9 OK
2165 FED_711 Tested. 6/9 OK
2166 FED_731 Tested. 6/9 OK
2167 BU Tested. Spigot CRC error/SLINK error   Sick
2168 FED_707 Tested. 6/9 OK
2169 FED_706 Tested. 6/9 OK
2170 BU Tested. CRC errors. Spigot zero bad?   Sick
2171 FED_717 Tested. 6/9 OK
2172 FED_704 Tested. 6/9 OK
2173 FED_705 Tested. 6/9 OK
2174 FED_702 Tested. 6/9 OK
2175 BU Tested. Broken LED-->VME.   Sick
2176 FED_703 Tested. 6/9 OK
2177 CERN Tested. 7/1 OK
2178 FED_700 Tested. Installed to replace 2160 - 10/29/09 7/1 OK
2179 BU Tested.   OK
2180 BU Tested. TTS link error. SLINK error.   Sick
2181 CERN Tested. 7/1 OK
2182 CERN Tested. 7/1 OK
2183 BU Tested.   OK
2184 BU Tested. CRC error, SLINK error. "event size of 4800 words is unreasonable"   Sick
2185 BU Tested.   OK
2186 BU Tested.   OK
2187 BU Board is warped. won't fit into crate.   Sick
2188 BU Tested. Ethernet RJ45 error.   Sick
2189 BU Tested.   OK
2190 BU Tested.   OK
2191 BU Tested.   OK
2192 BU Tested.   OK
2193 BU Tested.   OK
2194 BU Tested.   OK
2195 BU Tested.   OK
2196 BU Tested.   OK
2197 BU Tested.   OK
2198 BU Not ever tested?   ?

Changes:

  • Logged in today and found FED 700 is now S/N 2160 (was previously 2001), FED 701 is now S/N 2152 (was previously 2002)
  • Problem with FED 710 & DSP FW 0x301c described above.

-- PhilLawson - 26 Aug 2009

  • FED 719 (S/N 2145) was consistently going to OFW at 80 kHz. No events being sent down SLINK. Replaced DCC with S/N 2150

-- PhilLawson - 16 Nov 2009

  • Check and update a few mistakes in the list of installed DCC2

-- EricHazen - 11 Dec 2009

Edit | Attach | Watch | Print version | History: r79 | r26 < r25 < r24 < r23 | Backlinks | Raw View | Raw edit | More topic actions...
Topic revision: r24 - 11 Dec 2009 - EricHazen
 
  • Edit
  • Attach
This site is powered by the TWiki collaboration platform Powered by PerlCopyright © 2008-2023 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback