This page documents an initial pre-shipping test procedure for AMC13 modules. It is assumed (for now) that Mr Wu or someone sufficiently qualified has performed an initial programming and test of the module.

Initialize TTC system (only needs to be done once if no one has messed it up)

  1. Log on to daq@cms1 (password M.....e). Initialize the Xilinx TTC timing generator
    1. cd src/TTS_ctrl
    2. ./periodic_12hz
    3. cd ~/ttc
    4. DCCdiagnose.exe -x setup_ttc.dcc

Prepare the AMC13

  1. Install SFP:
    1. TTC in bottom site. Connect orange TTC fiber
    2. DAQ in top two sites. Connect blue jumper fiber
  2. Install AMC13 in MCH2 (top MCH site in middle of crate)
  3. Power up crate.
  4. Program firmware versions V=0x10 S=0xb. More recent versions do not contain a working DAQ link receiver.

Run tests

  1. Log on and go to directory with test scripts (currently ~hazen/AMC13DaqTest but check for updates)
    1. It may be best to just make a copy of this directory somewhere writable and work there:
      1. cp -r ~hazen/AMC13DaqTest /tmp/myTests
      2. cd /tmp/myTests
  2. Edit if needed to set serial number correctly
  3. Type ./ AMC13DaqTest.exe with correct serial number (details rapidly changing)
    1. Execute do init.amc. This initializes the AMC13 and two uHTR boards
    2. Execute rc (reset counters)
    3. Execute st (status) several times. Should look "Sample status display" below.
    4. Check that under "Ctrl 0" it does not say "TTC not ready". This confirms that the TTC input is working
    5. Check that the "AMC Link status" is 04100410. This confirms that the uHTR backplane links are working
  4. Type command rv 4 (read Virtex register 4)
    1. Check that low 4 digits are "0111". This confirms that the 3 SFP are correctly installed, and that the optical fibers are connected.
  5. Type do test_with_daq.amc. This runs a test which should initialize the AMC13 and two uHTR and send data through the DAQ fiber.
  6. Type rv 0x10 0x10. This displays "secret" counters which check the DAQ link (see AMC13SecretLDCRegisters). A working link will show a display like "sample LDC registers" below. Note that offset 0x10 and 0x12 have arbitrary counts, while 0x13 and 0x14 should have the values below. All other counters should be zero.

Sample LDC registers

> rv 0x10 0x10
00000010: 000efa26 00000000 000efa3b 0000000a 00000154 00000000 00000000 00000000
00000018: 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000

Sample status display:

> st
Ctrl 0: 01000010
  memory input fifo for monitored events overflow
Ctrl 1: 00100001
  run mode
AMC Link status: 04100410
Mon buffer page: 00000000  Evts: 0000000f  words: 0000100e
                                               --- AMC13 Event Builder status ---
                          uHTR CRC errors [000f] 00025889 00000000
                                Run time [0048] 00000000 0a1c5092
                                RDY time [004a] 00000000 0a1c8796
                                        --- AMC13 input link status ---
                         AMC Input link:     Link        4    Link       10
                 AMC Counter ACKs [000e] 00000000 000033a1 00000000 000033a1
       AMC ev buf near full times [0016] 00000000 00000005 00000000 00000005
                  Counter Accepts [004e] 00000000 00001435 00000000 00001435

-- EricHazen - 31 Aug 2012

Edit | Attach | Watch | Print version | History: r22 | r4 < r3 < r2 < r1 | Backlinks | Raw View | Raw edit | More topic actions...
Topic revision: r2 - 31 Aug 2012 - EricHazen
  • Edit
  • Attach
This site is powered by the TWiki collaboration platform Powered by PerlCopyright © 2008-2020 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback