Difference: DTCDesign (7 vs. 8)

Revision 812 Nov 2009 - EricHazen

Line: 1 to 1
We are designing a microTCA module called the DTC (DAQ and Timing Card) for the HCAL SLHC readout. It is currently envisioned that this will occupy one of the MCH slots in a dual-star type crate.
Line: 33 to 33
  Wu's current thoughts: Transmit TTC clock on Fabric B (port 2/3) Tx (MCH->AMC) pair, TTC data on other pair of Fabric B. But MiniCTR2 does not connect port B to clock-friendly inputs. So, maybe back to TTC clock on CLK1, TTC data on Fabric B?
Also, MiniCTR2 connects only to ports 0, 1 with GTX, so DAQ can't be on fat pipes (sigh).
Also, MiniCTR2 connects to ports 0, 1, 8 with GTX.

Jeremy's requests: Transmit LHC clock on CLK1 or CLK3. TTC encoded stream on Fabric B Tx (port 3/4). TTS received on Fabric B Rx (port 3/4).



This site is powered by the TWiki collaboration platform Powered by PerlCopyright © 2008-2020 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback