Difference: DCC2BoardDatabase (73 vs. 74)

Revision 7410 Sep 2012 - PhilLawson

Line: 1 to 1
 
META TOPICPARENT name="DCC2Documentation"
10 Prototype boards with red front panels were manufactured in early 2009. These boards are not identical to the production boards because they have a smaller FPGA. The production front panels are marked "DCC2" and are black.
Line: 48 to 48
 Note that you can sort the table below by clicking the column headings. Sort by Location for an easy way to check how many boards are where.
Changed:
<
<
S/N Location Notes Date shipped Status
>
>
S/N Location Notes Last update Status
 
2129 FED_730 Tested. 5/26 OK
Changed:
<
<
2130 P5 Spares 1 July 2009: Orbit number mismatches as FED 731 (removed)
31 July 2011 Installed as FED 703
31 July 2011 OK
>
>
2130 P5 Spares 1 July 2009: Orbit number mismatches as FED 731 (removed)
31 July 2011 Installed as FED 703
Installed as FED 727
9/10/2012 OK
 
2131 P5 Spares 8 May 2012: Removed from FED 720 for spurious reasons (red herring): eLog entry
8 May 2012: Installed back in as FED 721 since the power cycle of previous intervention fried DRAM on 721 eLog Entry
5/10/2012 OK
2132 904 Hospital 23 Jan 2012: Removed because we were not receiving any events over VME in local run. Possible software issue: http://cmsonline.cern.ch/cms-elog/750159 23 Jan 2012 Sick
2133 904 Hospital Removed due to CRC errors during intervention on other DCC issues. Suspect spurious issue: http://cmsonline.cern.ch/cms-elog/637389
31 Jan 2012: Fails LRB memory test on LRB2, LRB3. Repaired, test ok 2012-03-06
31 Jan 2012 OK
Line: 62 to 62
 
2139 904 Hospital Installed on 3 Aug 2011 http://cmsonline.cern.ch/cms-elog/637389
Developed memory issues on LRB0 (sp 0,1,2) during Dec 2011 shutdown. Removed on 24 Jan 2012: http://cmsonline.cern.ch/cms-elog/750642
3 Aug 2011 Sick: bad memory
2140 FED_728 Tested. Initially 2 errors. 2nd time tested-no errors. Probably a wiring issue. 5/26 OK
2141 FED_723 Tested. 5/26 OK
Changed:
<
<
2142 904 Hospital Prior incident as different FED (3/24/10): Was removed when we had an issue where no HTRs were sending data. No other symptoms point to DCC failure.
Removed on 10 May 2012 due to LRB DRAM failure: eLog Entry
5/10/12 BAD LRB
>
>
2142 904 Hospital Prior incident as different FED (3/24/10): Was removed when we had an issue where no HTRs were sending data. No other symptoms point to DCC failure.
Removed on 10 May 2012 due to LRB DRAM failure: eLog Entry
9/10/12 BAD LRB
 
2143 FED_718 Tested. Ethernet error(RJ 45). Was not fixed. Returned to BU 6/9/09. Tested/shipped back to CERN
23 Jan 2012: Installed as FED 718 http://cmsonline.cern.ch/cms-elog/750159
23 Jan 2012 OK
Changed:
<
<
2144 904 Hospital 16 Nov 2012: Removed due to LRB DRAM issue: eLog Entry. Not sure why we didn't address this guy over the winter 5/10/12 BAD LRB
>
>
2144 904 Hospital 16 Nov 2012: Removed due to LRB DRAM issue: eLog Entry. Not sure why we didn't address this guy over the winter 9/10/12 BAD LRB
 
2145 FED_703 "Stops sending events down SLINK and goes to OFW at 80 kHz" . Tested OK by PDL 4/1/11 11/16 OK
2146 BU Tested. Pin9 of HTR14 RJ45 to U14 line open. Could be a PCB problem.   Sick
2147 BU Tested. Two broken LEDs, Ethernet error(RJ 45), and CRC error. R25 cold solder,D25 is also missing. Errors fixed as of 6/3   OK
| 2148 | 904 Hospital | 8 May 2012: Failed DRAM post power cycle at P5: eLog Entry
pseudo-random data not changing; test probably failed

Changed:
<
<
Errors: LRB3| 5/10/2012 | BAD LRB |
>
>
Errors: LRB3| 9/10/2012 | BAD LRB |
 
2149 BU Tested. U0 soldering problem(most likely because U10 looks OK) Multiple lines to U10 without connection   Sick
2150 904 Hospital Developed memory problems on LRB2 (spigots 6,7,8) during the Dec 2011 shutdown: http://cmsonline.cern.ch/cms-elog/750642. Repaired, test ok 2012-03-06 24 Jan 2012 OK
2151 FED_712 Tested. 6/1 OK
Line: 97 to 97
 
2173 904 Hospital CRC errors from LRB FPGA serving spigots 9,10,11. Elog: http://cmsonline.cern.ch/cms-elog/753520
Failes memory test on LRB3. Repaired, test ok 2012-03-06
24 Feb 2012 OK
2174 FED_702 Tested. 6/9 OK
2175 CERN Tested. Broken LED-->VME. Declared good, shipped to CERN 8/18/11 OK
Changed:
<
<
2176 FED_727 31 July 2011: Removed from FED 703 due to BcN mismatch problems. This occurred during ramping and is likely not an actual DCC issue: http://cmsonline.cern.ch/cms-elog/631675
3 Aug 2011: Installed as FED 727 http://cmsonline.cern.ch/cms-elog/637389
3 Aug 2011 OK
>
>
2176 904 Hospital 31 July 2011: Removed from FED 703 due to BcN mismatch problems. This occurred during ramping and is likely not an actual DCC issue: http://cmsonline.cern.ch/cms-elog/631675
3 Aug 2011: Installed as FED 727 http://cmsonline.cern.ch/cms-elog/637389
2 Mar 2012: Removed due to DRAM failure (LRB2) eLog Entry
9/10/2012 BAD LRB
 
2177 FED_709 Tested. 7/1 OK
Changed:
<
<
2178 FED_705 Tested. Installed to replace 2160 - 10/29/09
10 May 2012: Installed as FED 705 to replace DCC with bad memoery.
5/10/12 OK
>
>
2178 FED_705 Tested. Installed to replace 2160 - 10/29/09
10 May 2012: Installed as FED 705 to replace DCC with bad memoery.
9/10/12 OK
 
2179 FNAL Tested. Ship to FNAL 2011-05-12 OK
2180 BU Tested. TTS link error. SLINK error.   Sick
2181 FED_700 CRC erros and "miscellaneous errors" during intervention on a different DCC problem: http://cmsonline.cern.ch/cms-elog/637389
Was eventually tested for bad memory and failed memory test. This appears to have developed memory issue during the aforementioned intervention
26 Jan 2012: This board had the affected LRB chip replaced at the CERN e-shop. Today it tested AOK at 904. Back to pile of spares
26 Jan 2012 OK
Changed:
<
<
2182 FED_722 16 Nov 2012: Installed at P5 eLog Entry 5/10/2012 OK
>
>
2182 FED_722 16 Nov 2012: Installed at P5 eLog Entry 9/10/2012 OK
 
2183 BU Tested. Ship to MN 2011-05-12 OK
2184 BU Tested. CRC error, SLINK error. "event size of 4800 words is unreasonable"   Sick
2185 FED_713 Tested. Shipped to CERN on 8/18/11
Installed as FED 713 on 24 Jan 2012: http://cmsonline.cern.ch/cms-elog/750642
24 Jan 2012 OK
Line: 123 to 123
  Changes:
Added:
>
>
For completeness, I would like to paste this here:
  FED  Crate  Slot  Serial     DSP     VME     LRB0     LRB1     LRB2     LRB3     LRB4
=======================================================================================
  700      4    10    2181  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  701      4    20    2001  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  702      0    10    2174  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  703      0    20    2145  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  704      1    10    2154  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  705      1    20    2178  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  706      5    10    2169  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  707      5    20    2168  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  708     11    10    2161  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  709     11    20    2177  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  710     15    10    2186  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  711     15    20    2165  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  712     17    10    2151  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  713     17    20    2185  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  714     14    10    2156  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  715     14    20    2164  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  716     10    10    2189  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  717     10    20    2171  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  718      2    10    2143  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  719      2    20    2195  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  720      9    10    2153  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  721      9    20    2131  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  722     12    10    2182  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  723     12    20    2141  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  724      3    10    2135  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  725      3    20    2137  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  726      7    10    2138  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  727      7    20    2130  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  728      6    10    2140  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  729      6    20    2155  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  730     13    10    2129  0x3027   0x106    0x110    0x110    0x110    0x110    0x110
  731     13    20    2166  0x3027   0x106    0x110    0x110    0x110    0x110    0x110

Update to log swap of 2176 -> 2130 -- PhilLawson - 10 Sep 2012

 Update to reflect old swap of 2144->2182 -- PhilLawson - 10 Sep 2012
 
This site is powered by the TWiki collaboration platform Powered by PerlCopyright © 2008-2019 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback