Difference: DCC2BoardDatabase (60 vs. 61)

Revision 6127 Jan 2012 - PhilLawson

Line: 1 to 1

META TOPICPARENT	name="DCC2Documentation"

10 Prototype boards with red front panels were manufactured in early 2009. These boards are not identical to the production boards because they have a smaller FPGA. The production front panels are marked "DCC2" and are black.

Line: 126 to 126

SN 2150 fails memory test on LRB2. This matches the symptoms of the spigots that were not working at P5.

Changed:

<
<

>
>

SN 2160 Tests fine on lxcmdtest3 @ 43 kHz. Then we run again at 83 kHz (no TTS), HTRs are giving single bit errors which are corrected by DCC, but no UErrs show up on spigot 13 (this was the failure mode at P5). Returning to pile of good spares. Instrumented with cables to connect scope probes to monitor 3.3V and 2.5V supplies. Need to test at P5 in fully occupied crate to look for transient spikes.

SN 2132 retest VME readout. Still does not work.

-- PhilLawson - 27 Jan 2012

Changed:

<
<

SN 2162 Tested on cmsmoe4 in 904. VME readout works just fine. Returning to pile of good spares

>
>

SN 2132 Tested on cmsmoe4 in 904. VME readout does not appear to work. xDAQ stops after 100 events (this is how many trigger credits are issued). Event Builder hyperdaq does not show any events coming in from the DCC's FED. Wu looks at register dump and states that it appears as if the VME spy buffer was already read out. Did the events get "dropped" in software? Why only for this board? Unclear. Needs further investigation.

Changed:

<
<

-- PhilLawson - 26 Jan 2012

>
>

SN 2162 Tested on cmsmoe4 in 904. VME readout works just fine. Returning to pile of good spares

SN 2181 checks out AOK with xDAQ run on lxcmdtest3 post replacement of LRB1 (U11)

Deleted:

<
<

-- PhilLawson - 26 Jan 2012

Confirmed that 2153 has bad LRB3 memory

-- PhilLawson - 26 Jan 2012

View topic | History: r79 < r78 < r77 < r76 | More topic actions...