Difference: AMC13BoardDatabase (71 vs. 72)

Revision 7226 Mar 2014 - DavidZou

Line: 1 to 1
 
META TOPICPARENT name="HcalDTC"
Each AMC13 as shipped is a 3-board stack (T1, T2, T3). The serial number is set by soldered jumpers on the T2 board (8 bits). On AMC13XG the serial number is printed on the front panel label in decimal.
Line: 14 to 14
 
Serial No Status MMC Rev Firmware Rev Location Notes Computer
32 (0x20) HW Tested 2.0 T1: 0x84 T2: 0x15 UMN FW currently broken (IPbus issue)  
Changed:
<
<
33 (0x21) HW Tested 2.1 T1: 0x103 T2: 0x19 Kentucky Sent to Tim Gorringe (G-2) (2/28/14). T3 reattached (after Clock Tests), (2/14/14 Working and Tested)  
>
>
33 (0x21) HW Tested 2.1 T1: 0x103 T2: 0x19 BU (2/28/14). T3 reattached (after Clock Tests), (2/14/14 Working and Tested)  
 
34 (0x22) HW Tested 2.1 T1: 0x8d T2: 0x17 BU (Working, 3/3/14, using SN34 T1 and SN37 T2 board, for some reason the IP address autoconfigures to 192.168.1.100/1 equivalent ip of SN77) (prev at cornell) Won't power up? (Testing, 8/6/2013) Problem seems to be in T1 board. Swapped parts w/ SN 43 for testing. SN34 T2 w/ the SN43 T1 seems to work. SN34 T1 w/ SN43 T2 exhibiting same problems. (Currently disassembled in EDF 2/10/14)  
35 (0x23) HW Tested 2.0 T1: 0x84 T2: 0x17 UW Madison FW currently broken (IPbus issue)  
36 (0x24) HW Tested 2.0 T1: 0x86 T2: 0x17 Imperial College FW currently broken (IPbus issue)  
Line: 22 to 22
 
37 (0x25) Some HW Problems   T1: 0x87 T2: 0x17 BU Handle mechanism fixed. FPGA Unconfigure after update to 0x89 firmware (2/10/2014 - Now has T1: 0x102 T2:0x19 firmware and experiencing memory problem)  
38 (0x26) HW Tested 2.0 T1: 0x87 T2: 0x17 CERN FW works at 2.5 Gb/s backplane link speed  
39 (0x27) HW Tested 2.1 T1: 0x8d T2: 0x17 Cornell Ship to Cornell 7/30/13, returned to BU capacitor on T2 replace and hand carried back to Cornell by Nic (after testing)  
Changed:
<
<
40 (0x28) HW Tested 2.1 T1: 0x103 T2: 0x19 BU (2/14/14 Working and Tested)  
>
>
40 (0x28) HW Tested 2.1 T1: 0x103 T2: 0x19 Kentucky (2/14/14 Working and Tested)  
 
41 (0x29) HW Tested 2.1 T1: 0x8d T2: 0x17 CERN Ship 7/29/13 to Magnus c/o Laza  
 
Changed:
<
<
42 (0x2a) HW Tested 2.1 T1: 0x103 T2: 0x19 BU (2/14/14 Working and Tested)  
>
>
42 (0x2a) HW Tested 2.1 T1: 0x103 T2: 0x19 BU Sent to Tim Gorringe (G-2) (2/14/14 Working and Tested)  
 
43 (0x2b) HW Tested 2.1 T1: 0x103 T2: 0x19 BU Working (12/13), T3 reattached (after Clock Tests) , swapped parts w/ SN 39 for testing. SN 43 front panel attached to SN43 T1 and SN39T2. SN43 T2 in bag labelled SN43  
44 (0x2c) HW Tested 2.1 T1: 0x8d T2:0x17 CERN Ship 7/29/13 to Magnus c/o Laza , experiencing problems communicating w/ board  
45 (0x2d) HW Tested 2.1 T1:0x94 T2: 0x17 CERN Ship 10/1/13 to CERN, Laza  
 
This site is powered by the TWiki collaboration platform Powered by PerlCopyright © 2008-2019 by the contributing authors. All material on this collaboration platform is the property of the contributing authors.
Ideas, requests, problems regarding TWiki? Send feedback